Power Efficient Processors Using Multiple Supply Voltages *
نویسنده
چکیده
Abstract -This paper presents a study of different power metrics for varying microarchitectural configurations and proposes an efficient scheme to reduce the energy requirements of superscalar, out-of-order processors. Specifically, we propose the use of multiple supply voltages at microarchitectural level by exploiting the difference in latencies of different pipeline stages or modules. The proposed scheme is a simple and efficient way of reducing the energy requirements by up to 27%, without affecting the effective performance of the processor.
منابع مشابه
Hybrid System Level Power Modeling
. As the power dissipation becomes an important design constraint, especially in embedded systems, early and accurate power estimation is compulsory. The early power estimation dictates the design to meet the required specifications. In this paper, we describe efficient power modeling technique for embedded processors at higher level. We also present power models of two different processors usi...
متن کاملForPowER: A Novel Architecture for Energy Efficient Implementation of Fork-Join Parallelism Using System on a Chip
ForPowER: A Novel Architecture for Energy Efficient Implementation of Fork-Join Parallelism Using System on a Chip Zayd Hammoudeh Nagarajan Kandasamy, Ph.D. Moshe Kam, Ph.D. We describe ForPowER, a power-efficient architecture for handling fork-join parallelism using system on a chip. Our design consists of 16 processor cores, capable of dynamically scaling their clock frequencies and supply vo...
متن کاملLow-power clock distribution using multiple voltages and reduced swings
Clock networks account for a significant fraction of the power dissipation of a chip and are critical to performance. This paper presents theory and algorithms for building a low power clock tree by distributing the clock signal at a lower voltage, and translating it to a higher voltage at the utilization points. Two low power schemes are used: reduced swing and multiple supply voltages. We ana...
متن کاملLow-Power Field-Programmable VLSI Using Multiple Supply Voltages
A low-power field-programmable VLSI (FPVLSI) is presented to overcome the problem of large power consumption in fieldprogrammable gate arrays (FPGAs). To reduce power consumption in routing networks, the FPVLSI consists of cells that are based on a bit-serial pipeline architecture which reduces routing block complexity. Moreover, a level-converter-less multiple-supply-voltage scheme using dynam...
متن کاملOptimal Multiple FCLs Allocation Considering DG Penetration in Meshed Network With Multi-Level Voltages
Increasing the short circuit current due to the penetration of distributed generations (DGs) in various voltage levels and meshed topology is a basic problem in power systems. Using fault current limiter (FCL) is an efficient approach to mitigate the exceeded short circuit levels. In this paper, a new approach is presented for multiple FCLs locating to decrease short circuit levels in meshed ne...
متن کامل